

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/813,257	03/19/2001	Lowell E. Kolb	10001844-1	2624	
759	7590 10/20/2004			EXAMINER	
HEWLETT-PACKARD COMPANY			DINH, TUAN T		
Intellectual Prop	erty Administration		12012	D. DDD 3440 (DDD	
P.O. Box 272400 Fort Collins, CO 80527-2400			ART UNIT	PAPER NUMBER	
			2841		

DATE MAILED: 10/20/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

•	Application No.	Applicant(s)	
	09/813,257	KOLB ET AL.	
Office Action Summary	Examiner	Art Unit	
	Tuan T Dinh	2841	p
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet w	ith the correspondence addre	ess
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a i ply within the statutory minimum of thir d will apply and will expire SIX (6) MON te, cause the application to become AE	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this comm 3ANDONED (35 U.S.C. 6 133)	nunication.
Status			
1) Responsive to communication(s) filed on 17	February 2004.		
	is action is non-final.		
3) Since this application is in condition for allow			nerits is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.D.). 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1 and 3-17</u> is/are pending in the app	lication.		
4a) Of the above claim(s) is/are withdra	awn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1,3-17</u> is/are rejected.			
7) Claim(s) is/are objected to.	to and the second		
8) Claim(s) are subject to restriction and/	or election requirement.		
Application Papers			
9) The specification is objected to by the Examin	er.	•	
10)☐ The drawing(s) filed on is/are: a)☐ ac	cepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correction			
11) ☐ The oath or declaration is objected to by the E	Examiner. Note the attached	d Office Action or form PTO-	-152.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:		, , , , , , , , , , , , , , , , , , , ,	
 Certified copies of the priority document 	nts have been received.		
2. Certified copies of the priority documen			
3. Copies of the certified copies of the price		received in this National Sta	age
application from the International Burea			
* See the attached detailed Office action for a lis	t of the certified copies not	received.	
Attachment(s)			
1) Notice of References Cited (PTO-892)		Summary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08 		s)/Mail Date nformal Patent Application (PTO-15	52)
Paper No(s)/Mail Date	6) Other:		•

Art Unit: 2841

DETAILED ACTION

Page 2

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 1, and 3-17 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claim 1, line 4, and claim 12, line 6, it is unclear. The phrase of "the volume of space... to the surface of the PCB" is not understood. What does applicant mean by "the volume of space with one or more opening on the surface of the PCB?" How far that "the volume of space to the surface of the PCB"? Applicant should clarify this limitation.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

 (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 5. Claims 1, 3-5, 7, 11-12, 14-15 are rejected under 35 U.S.C. 102(e) as being anticipated by McCullough et al. (U. S. Patent 6,127,038).

Art Unit: 2841

As to claim 1, McCullough et al. disclose a printed circuit board (PCB, 12-figure 1, column 2, line 37) comprising:

a printed wiring board (PWB 12);

at least one component (22, column 3, line 1) mounted on said PWB, wherein the PWB has a space including one or more openings on the surface of the PWB (<u>note</u>: it should be noted that the space would defined as a space on top and bottom surface of the PWB, spacing that underneath of the leads of the component, or as a space/spacing between each of the components 22 mounted on the PWB 12); and

an electrically non-conductive filler material (14, column 3, lines 8, 52-64) disposed in the space and on the surface of the PWB so as bridge across the one or more openings and <u>at least partially infill</u> the space, wherein the filler material renders the cavity substantially <u>inaccessible to</u> subsequently-applied coatings (16, column 3, line 15).

As to claim 12, McCullough et al. disclose a printed circuit board (PCB, 12-figure 1, column 2, line 37) comprising:

a printed wiring board-PWB (12);

a plurality of components (22, column 3, line 1), each having a component body mounted on said PWB having at least one space (see the note in claim 1) bounded by component leads, wherein each space includes at least one opening (underneath of component 22 or between the components) on the surface of the PWB; and

a layer of non-electrically-conductive filler material (14, column 3, lines 8, 52-64) adhered to the PCB surface to provide a contoured, contiguous filler material surface

Art Unit: 2841

having gradual transition, wherein the filler material at least partially infill the at least one space through the at least one opening and further wherein the filler material bridge across the at least one space so as to encapsulate and seal the space (top and bottom surfaces of the PWB, underneath of leads of the component, or space between the components).

As to claims 3 and 5, McCullough et al. disclose the space comprises the space is bounded by leads (24), of the body of components (22) and the PWB, wherein the space/openings on the surface of the PCB located between neighboring component leads (24).

As to claims 4-5, McCullough et al. disclose the at least one component comprises a plurality of components (22), and wherein the space is bounded by neighboring between the components (22) and the PCB.

As to claims 7 and 14, McCullough et al. disclose the filler material is an epoxy (column 3, line 34).

As to claim 11, McCullough discloses the subsequently-applied coating (16) comprises a layer of dielectric coating that conformingly coats exposed surfaces of the PWB, the component, and the filler material (14), wherein the openings of the space are sufficiently large to prevent the dielectric coating from bridging across the openings of the space without the presence of the filler material.

As to claim 15, McCullough et al disclose the PCB further comprising a low viscosity, high adherence dielectric coating (16) that, when applied and cured, covers

Art Unit: 2841

portions of said PCB coated with sad filler material (14), wherein the filler material (14) prevents the dielectric coating (16) from entering the at least one space.

Page 5

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. Claims 6, 8-10, 13, and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over McCullough et al. (U. S. Patent 6,127,038) in view of Kotani et al. (JP 200034457 A, hereafter JP).

As to claim 6, 9, 13, and 17, McCullough et al. do not disclose all of the limitations of the claimed invention; except for the filler material is thixotropic and thermally cured epoxy.

Kotani et al. (JP) shows a high-pressure resistant thixotropic epoxy resin adhesive (see abstract) including a thermally cured epoxy.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to employ thixotropic epoxy resin including a thermally cured epoxy in the PCB of McCullough, as taught by Kotani et al. (JP) for the purpose of retaining a sufficient adhesion thickness under high bearing pressure and maintaining a strength at temperature that applied on the surface of the PCB.

As to claim 8, McCullough et al. do not disclose said epoxy is one of the family of Bisphenol-A epoxies mixed with an amine hardner.

Kotani et al. (JP) shows a epoxy resin is one of the family of Bisphenaol-A epoxies mixed with an amine harder (see pages 2-3 of the translation).

It would have been obvious to one of ordinary skill in the art at the invention was made to employ a epoxy resin is one of the family of Bisphenaol-A epoxies mixed with an amine harder in the PCB of McCullough, as taught by Kotani et al. for purpose of providing a stiffness and high temperature performance.

As to claim 10, McCullough et al. do not disclose said epoxy be a latex based non-electrically conductive epoxy. Kotani et al. shows a epoxy resin that is a latex based non-electrically conductive composition (see pages 2-3 of the translation).

It would have been obvious to one of ordinary skill in the art at the invention was made to employ a epoxy resin is a latex based non-electrically conductive epoxy in the PCB of McCullough, as taught by Kotani et al. for purpose of providing a high resistance to damage from moisture and high temperature performance.

8. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over McCullough et al. (U. S. Patent 6,127,038) in view of Higgins, III (U. S. Patent 5,639,989).

As to claim 16, McCullough et al. do not disclose the PCB further comprising a conductive coating covered the dielectric coating layer.

Application/Control Number: 09/813,257 Page 7

Art Unit: 2841

Higgins, III shows a conductive coating (62; 64, column 9, lines 53-67) covered a dielectric coating layer (60-figure 3).

It would have been obvious to one of ordinary skill in the art at the invention was made to employ a conductive coating covered a dielectric coating in the PCB of McCullough, as taught by Higgins, III for purpose of providing ground shielding potential to the PCB.

Response to Arguments

Applicant's arguments filed 02/17/04 have been fully considered but they are not persuasive. Applicant argues:

Applicant argues McCullough comprised a first coating layer (14) that does not bridging across "the one or more openings" of the space and at least partially infill the space.

Examiner disagrees. McCullough clearly discloses in figure 1 that the first coating layer (14) does bridging across the space and <u>at least partially infill</u> the space. The layer (14) is formed on the surface of the PCB in position on at least partially infill the space on the surface of the PCB

Therefore, examiner believes the Office action is proper and including all of the limitations of the claimed languages.

Art Unit: 2841

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T Dinh whose telephone number is 571-272-1929. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kammie Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2841

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tuan Dinh October 14, 2004.

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800